Search site Dead Hackers Society
Other BBSes »

Sillyventure 2018
Demoscene   º   Coding   º   CT60   º   Buy/sell   º   Misc/crap   º   Alive magazine   º   SNDH/Tracking

Atari coding BBS
Re: MegaSTe cache logic
Posted by: tobe Jul,13.2010-12:06 

i think you can fill the cache just by reading memory, as long as there is no address conflicts.

For the write i have no idea yet, but a simple bench with:
- sustained write
- sustained read
- mixed read / write
should give some useful informations.

The RAM for storing cached memory addresses also has a fast reset pin.

colourized schematics and SRAM datasheet:

[All messages in this thread]

Topic Posted by  Date 
MegaSTe cache logic tobe Jul,12.2010-16:50
  Re: MegaSTe cache logic Cyprian Jul,13.2010-00:31
    Re: MegaSTe cache logic tobe Jul,13.2010-12:06
      Re: MegaSTe cache logic Cyprian May,14.2017-12:20
  Re: MegaSTe cache logic tobe Jul,14.2010-13:42
    Re: MegaSTe cache logic Cyprian Jul,14.2010-16:55
      Re: MegaSTe cache logic tobe Jul,15.2010-10:53

Reply to this message
Human verification (enter the text of the ASCII-art below):

   _   _   _   _  _  _        _  
 _|_ _|_ _|_ _|_ (_)  ) |_|_ / \ 
  |   |   |   |  (_) /_   |  \_/

© 1994-2018 Dead Hackers Society Contact: Anders Eriksson