|
|
Atari coding BBS
| MegaSTe cache logic |
|---|
|
Posted by: tobe
|
Jul,12.2010-16:50
|
The MegaSTe cache is implemented with 4 RAM chips.
- 2x 8KB SRAM to store data (one store lo-bytes, the other hi-bytes).
- 2x 8kB SRAM with compare functionality to store addresses.
Bits 14 to 23 of the memory address are compared to the content of the address cache at the address given by bits 1 to 13 of this memory address.
If the comparison succeed, the value from the data cache is returned, else there's a memory access.
What does it mean:
The address space is divided in pages of 16384 bytes.
Two addresses from two different pages can coexist in the cache only if (addr1 & 16383) != (addr2 & 16383).
|
[All messages in this thread] [Start new thread]
What's the anti-troll code?
That's your personal code to be able to add comments and messages on the dhs.nu site.
Don't have a code or forgot it? Fix it here.
|
